# CMI-41 Internal Bus Devices



## CMI-41 Dynamic RAM Timing (DRPAL)




Notes:
1. Refresh cycle delayed by current CPU cycle.
2. CPU cycle pre-empted by pending refresh cycle (up to 3 wait cycles inserted).
3. This diagram assumes 12MHz 68020, 120nS DRAMs, 15nS PAL.




| | | | | |
|---|---|---|---|---|
| | CPU, FPU, INTERRUPTS, ADDRESS DECODING, WATCHDOG, CONTROL LATCH | | | |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D |

FAIRLIGHT INSTRUMENTS

| | | | |
|---|---|---|---|
| DATE 4th Nov 1987 | TITLE ~~WAVEFORM SUPERVISOR~~ | DRAWING-NO CMI-41 rev 1 | SHEET-NO 1 OF 10 / ISSUE 1 |
| DESIGN BY AJCannon | | | |

19871106J051




| | | | | | |
|---|---|---|---|---|---|
| | DYNAMIC RAM CONTROL, EPROM | | | | FAIRLIGHT INSTRUMENTS |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D | |
| DATE 4th Nov 1987 | TITLE WAVEFORM SUPERVISOR | | | | DRAWING-NO CMI-41 rev 1 |
| DESIGN BY AJCannon | | | | | SHEET-NO 2 OF 10 ISSUE 1 |

1 2 3 4 5 6

171104 1820




| | | | | | |
|---|---|---|---|---|---|
| | DYNAMIC RAM ARRAY | | | | FAIRLIGHT INSTRUMENTS |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D | |
| DATE 5th Nov 1987 | TITLE WAVEFORM SUPERVISOR | | | DRAWING-NO CMI-41 rev 1 | SHEET-NO 3 OF 10 / ISSUE 1 |
| DESIGN BY AJCannon | | | | | |

19871105.1139




| | DMA CONTROLLER AND DEMULTIPLEXING | | | | FAIRLIGHT INSTRUMENTS | | | |
|---|---|---|---|---|---|---|---|---|
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D | | | | |
| DATE 5th Nov 1987 | TITLE WAVEFORM SUPERVISOR | | | | DRAWING-NO CMI-41 rev 1 | | SHEET-NO 4 OF 10 | ISSUE 1 |
| DESIGN BY AJCannon | | | | | | | | |




| | | | | |
|---|---|---|---|---|
| | SCSI INTERFACE | | | |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D |

FAIRLIGHT INSTRUMENTS

| | | | |
|---|---|---|---|
| DATE 5th Nov 1987 | TITLE WAVEFORM SUPERVISOR | DRAWING-NO CMI-41 rev 1 | SHEET-NO 5 OF 10 |
| DESIGN BY AJCannon | | | ISSUE 1 |




| | | | | | | |
|---|---|---|---|---|---|---|
| | WAVEFORM BUS INTERFACE | | | | FAIRLIGHT INSTRUMENTS | |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D | | |
| DATE 5th Nov 1987 | TITLE WAVEFORM SUPERVISOR | | | | DRAWING-NO CMI-41 rev 1 | SHEET-NO 6 OF 10 / ISSUE 1 |
| DESIGN BY AJCannon | | | | | | |

1 2 3 4 5 6




| | | | | | |
|---|---|---|---|---|---|
| | SAMPLE CARD INTERFACE | | | | FAIRLIGHT INSTRUMENTS |
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D | |
| DATE 6th Nov 1987 | TITLE WAVEFORM SUPERVISOR | | DRAWING-NO CMI-41 rev 1 | SHEET-NO 7 OF 10 | ISSUE 1 |
| DESIGN BY A.J.Cannon | | | | | |


ICC6
PAL16L8
C1PAL
ICC5
PAL16L8
C2PAL
ICC15
7407
ICD1
74LS74
ICB4
ICB5
74HCT646
ICB3
74HCT244
ICC4
74LS375
ICA4
ICA3
74HCT373
ICC3
74LS00
ICC2
74LS12
CB13
74LS125
D16-31
BD0-7
A1-15
CA0-15
CMI BUS INTERFACE
DESCRIPTION
6th Nov 1987
FAIRLIGHT INSTRUMENTS




| | CONTROL LATCH LEDS | | | |
|---|---|---|---|---|
| ZONE | DESCRIPTION | ISSUE | DATE | APP'D |

DATE 6th May 1987

TITLE WAVEFORM SUPERVISOR

FAIRLIGHT INSTRUMENTS

DRAWING-NO

SHEET-NO

ISSUE




| ZONE | DESCRIPTION | ISSUE | DATE | APP'D |
|---|---|---|---|---|
| | BACKPLANE CONNECTOR, BUFFERS, CLOCK | | | |

DATE 6th Nov 1987 TITLE WAVEFORM SUPERVISOR

DESIGN BY

FAIRLIGHT INSTRUMENTS

DRAWING-NO